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ABSTRACT 
This work investigates the application of laser proaramming technology to gallium 
arsenide digital integrated circuits. A special GaAs IC test chip was designed to 
provide a vehicle to investigate some of the fundamental laser programming issues, and 
to explore a novel laser programmable logic array concept. 1bc test chip~ a number 
of different target link structures to facilitate a detailed analysis of the GaAs laser 
programming process. The logic array section of the test chip contains a number of 
programmable logic cells and VO buffers which are attached to an interconnect grid that 
can be modified by the laser to generate a variety of small, high speed circuits. Two 
types of laser programmable interconnect structures, "break-link" (used to open a 
conductive path) and "make-link" (used to create a shon between two electrically 
isolated conductors), are considered. Experiments concerning the break-link 
laser/materials interaction revealed a surprising link (or target) orientation effect This 
effect, which can be described as a difference in explosion characteristics for horizontal 
versus vertical links, was traced to an asymmetric energy profile in the laser beam. The 
experimental work also highlighted the imponance of spot size, link tennination, and 
laser focus to the link vaporization process. Emphasis was placed on the break-link 
study due to its applicability to the logic array concept. The implementation of the 
proposed make-link process proved to be very difficult due to a lack of repeatability. 
Laser customization of user-defined test circuits required the development of special 
software to conven a physical circuit description into a set of laser link coordinate files. 
1ne laser programmed circuits were tested for functionality to verify the programmable 
logic array concept. 
l 
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1. INTRODUCTION 
Toe microelectronics industry was poised to take advantage of rapidly advancing 
lucr tcclmology during the 1960' s. The integration of the luer and an accurate beam 
positioning system led to the development of systems which could position a focussed 
lucr beam to melt. anneal, and/or vaporize many of the m11erials used in the fledgling 
integrated circuit (IC) fabrication proccsscsllJ. Lasers such as the Q-switchcd Nd:Y AG 
offered the capability of producing coherent light pulses of the appropriate wavelength. 
spot size, and energy to perfonn "microsurgery" on a variety of metals that were used 
for device iruercoru1ection[:Z.3J. These early days of l~r programming tcctmology relied 
on the laser break-link capability as a tool for failure mode analysis (FMA) and 
debugging of circuit desigrul~l. Break-link refers to the process of vaporizing a pre-
defined segment, called a "link", of an interconnect path. The process creates an open 
circuit in the previously conductive path. Other IC related laser applications such as 
laser coding of ROMs and laser trimming of passive components also gained 
popularityl~.6J. Computer controlled laser systems took advantage of software flexibility 
and the automated control of a laser, beam positioner, and device handler to create the 
early laser manufacturing tools. 
1n the early 1970's, the laser aimming application created the first big market for 
manufacturing-oriented laser systems within the electronics industry. Laser trimming is 
considered an "analog" type process because it typically involves scanning the laser at a 
high repetition rate (1- lOK.Hz) in order to cut continuous paths in pa~ive components 
such as thin film resistors and capacitors. The length and shape of the paths were varied 
to increase resistance or decrease capacitance in the processed structure. These 
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components often reside on ceramic substr11es which are used to tune LRC filters. 
oscillllOn, or hi&h resolution passive devices that are incorpol'lled into hybrid 
integrated circuits. It wasn't until 1979 lha1 the fim major laser prolfllllming 
application, memory redundancy, was announcedm. The equipment used in the early 
days wu a modified version of traditional laser trimmin1 equipment. Laser 
programming is considered a "digital" process. It relies oo a sinalc laser pulse and a 
high accuracy positioning system to program discrete WJCU in a "move, settle, and 
shoot" mode. The laser programming process is typically used to vaporize segments of 
interconnect paths on digital IC devices. 
Laser redundant memories utilize a break-link process to repair defective memory 
devices by disconnecting faulty row/column clements and replacing them with spare 
row/column elements. A number of papers concerning the implemcnwion of laser 
redundancy as a yield enhancement tool appeared in the literature in the early 
l 980'sll.9J_ The succc~ of the memory redundancy technique can be measured by 
monitoring the yield improvement factor (Y1F) which compared the number of laser 
repaired devices to the number of initially good (mi-repaired) devices. YIF values of 
100 arc not uncommon in the early stages of state-of-the-an DRAM manufacture. 
The gate level of intcrcormcct (polysilicon or poly silicide) was typically used as the 
target link material in l~r redundant memory devices. The memory repair process 
typically involved the vaporization of less than 100 links. A substantial amount of 
work on the characterization and reliability of the silicon laser redundancy process has 
been publishcdll0.11.121_ 
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1be inlelfldon of memory test equipme11 to the luer memory repair process raised 
anodler issue: on-line versus off-line laser proa,amming methodoloay. A memory tester 
is -~ to test the memory and determine the identity of the defective clements. A 
repair algorithm is used to detenninc if the device wu initially good, repairable, or bad 
(beyond repair capability). The algorithm also cmians the spare clemcrus to replace the 
defective rows or columns. The on-line versus off-line decision dictates the functional 
configuration of the memory tester and laser programming system. On-line laser 
programming refers to an interactive laser/testing process that requires direct probing of 
the wafer on the laser systeml 13 l. A computer which acts as a host passes control back 
and fonh between laser and tester, and controls the operational sequence of test, 
analyze, repair (if necessary), and retest (if repairable). The availability of immediate 
test results provides a closed-loop feedback mechanism and enables "spare replace 
spare" techniques to be implemented. The main drawbacks of this technique are the 
low equipment utilization factor (the interactive laser/test process required the laser to 
be idle while testing and vice-versa) and the associated loss of potential throughput. An 
alternate approach, off-line laser programming, was developed in order to improve the 
equipment utilization factor and throughput. The tester and laser arc separated but 
linked through a computer networl. The chips are probed and analyzed for repair at the 
tester, and then the test/repair infonnation concerning each repairable chip is stored in a 
common data base that is used by the laser to move to the appropriate sites and shoot 
the required target coordinates. No probing is done on the laser system. The repaired 
devices arc post-laser tested (and in some cases fully characterized) on the same or 
other similar memory tester. The off-line process assumes that a reliable and well-
controlled laser process can be maintained, since oo immediate test feedback is 
4 
available. It also assumes that only a low percenta1c of ~pairable chips will have bad 
spares. An imponant feanue of the off-line process is the ability to p~-process the link 
coordinate data. Sorting techniques can be used to improve laser programming speed 
and quality. The off-line (probe-less) environment also enables the process to be 
implemented on large devices which exceed the field limitations of the beam positioncr. 
As integrated circuit processing techniques advanced, feature sizes were scaled dovm 
and poly silicide gate materials replaced polysilicon. This required concomitant 
improvements in the laser programming equipment During this time, the emphasis 
remained on the (X)lysilicon and poly silicide break-link process. More recently, new 
applications such as laser programmable logic arrays and re-configurable wafer scale 
devices have pushed the technology even further 1~· 15•16l. On-line versus off-line issues 
also need to be considered for these applications. These new applications require metal 
(i.e. aluminum) break-link processes, and in some cases, a make-link process. From an 
electrical standpoint, the make-link proccs.s is the complement of the break-link. It 
relies on the laser to generate a shon circuit between two adjacent interconnect features 
which are initially isolated. 
A variety of make-link processes have been rcportcdl 17•181 . The two most prevalent 
are: (1) creating a metal shon between an overlapping pair of metallization lines which 
fonn a small capacitor and (2) an intrinsic silicon region is sandwiched between two 
heavily doped regions. In this case, the intrinsic region is heated by the laser and 
dopants begin to diffuse into it (in an attempt to equilibrate). This doped region creates 
a low resistance path across the structure. Thus far, make-links have proven to be 
difficult to generate in a reliable and repeatable fashion. In some cases, considerable 
5 
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chanps to the existin& IC fabrication process have to be made in order to attempt a 
viable, low resistance (<10 ohms) make-link process. 
lbcrc arc alternatives to the laser programming process which can be used to 
modify or reconfigure integrated circuits. Electrically fusible links have been used 
extensively to fine-tune analog integrated circuits. 1besc clements arc fuse structures 
which arc opened or severed by the application of a large (externally generated) current 
pulse. These clements arc larger than l~r links, and their placement is restricted by the 
control circuitry that is needed to program specific links. An advantage that electrically 
fusible links offer is the low cost of implementation. Standard test equipment often 
includes the capability of providing the required fuse blowing stimulus. A second 
alternative is to implement customization and/or reconfiguration functioru; via a set of 
pas.s transistors and control logic. In this case, transistors arc used as simple switches 
which can be turned on and off by changing the gate voltage. Ths approach offers both 
break and make-link control in one device, and requires no laser or test set to program 
the device. The penalties arc poor programmed resistance values. additional chip 
complexity, and the chip area overhead that is ~uired to implement the control logic. 
In this project. the use of laser programming as the method of circuit customization was 
driven by three issues: (I) poor device yield which reduces the incentive to add extra 
control logic to existing chips. 2) sensitivity to increasing the chip area while 
ancmpting to achieve circuit flexibility, and (3) a goal to achieve a high resistance, 
programmed break-link and a low resistan~. programmed make-link. Given these 
constraints, laser programming offers an attractive solution for circuit customization 
applications. 
6 
Thia paper ooncemrates on an off-line 1uer prosramming process that is 
implemen~ on GaAs wafers fabricated with a Self-Aliped Refractory Gare Integrated 
Circuit (SARGIC) Heterojunction Field Effect Tramistor (HF£1) processl191_ A special 
test chip, Pf I LPL, was designed to facilitate the investigation of a number of break-
link and make-link sttuctures. and a novel, programmable loJic chip architecture that 
could be used to generate small. high speed prototype circuits. PTl refers to the name 
of the reticle set. and LPL is an acronym for laser programmable logic. The 
composition of the link structures was restricted to clements which could be fabricated 
with minimal deviation to the standard process. 1bc fabrication process dictated the use 
of gold based interconnect and silicon nitride-based diclccuic layers. Due to the 
probable future direction of the intcrcormcct materials used in this technology. 
aluminum break-link structures on silicon (CMOS) substrates were also evaluated. 
Emphasis is placed on the break-link structure for a variety of reasons. It is the structure 
of most interest for the GaAs laser redundant SRAMs which are currently being 
considered, and it is also the structure which the previously mentioned laser 
programmable logic concept relies on. The capacitor type make-link structure that is 
studied could prove to be essential for more sophisticated techniques such as 
reconfigurable logic and pre-testability. A thorough analysis of the laser programming 
process requires a detailed knowledge of the laser programming equipment, and an 
undcrsWlding of the effect that the laser system parameters have on the link 
vaporization process. This type of analysis implies the use of electrical and optical 
measurements to assist in the process evaluation. 
Very little wort has been published on the topic of GaAs digital IC laser 
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pn,pamming technology. The Prl LPL test chip offers m excellent opportunity to 
invesdpte this technology. Break and make-link clements have proven to be powerful 
interconnection tools that have been used extensively in the fabrication of various 
silicon integrated circuits. Memory redundaocy, logic customization, and 
reconfigurability in wafer scale integration are a few of the more popular 
applications[20J. The yield enhancement techniques and flexibility obtained via laser 
programming are of particular interest in the emerging high speed GaAs digital IC 
arenal211. GaAs digital IC devices offer the potential of high speed and radiation 
hardness; however, high defect densities and correspondingly poor yield have driven 
costs to a level where only the military and special niche markets can afford these 
components. Yield enhancement techniques (i.e. laser redundancy or laser 
reconfigurability) that can be accomplished without substantially increasing the chip 
area (or number of active devices) can have a large impact on cost and manufacturing 
capacity. In addition, ire flexibility offered by laser customization can help address the 
requirements of niche martets in an efficient, cost-effective manner. There arc many 
issues concerning the application of laser programming technology to high speed GaAs 
circuits. It is the intent of this project to explore some of these issues on the GaAs 
digital IC process that is currently being developed at AT &T1. 
1. This work was funded by AT&T Bell Laboratories and the Defense Advanced Rcse.arch 
Projects Agency (DARPA Contract #F29601-87-C-0202). 
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1. LASER PROGRAMMING SYSTEM OVERVIEW 
2.1 Description of Laser Equipment 
1bc laser programming system used for this project was an Electro Scientific 
Industries (E.S.I.) Model 8<XX>c. It is a highly automated system which is designed to 
pcrfonn the laser programming function on wafers. There are seven major subsystems 
in this laser system. They are the control computer and pcriJX}Crals, user control panel 
and closed circuit television (CCTV) monitor, beam positioncr, device handler. 
Nd:Y AG laser, laser power control unit, and the photorcflcctive aligruncnt assembly. A 
block diagram of the major subsystems is shown in Figure 2A. An off-line laser 
programming concept was selected for this project. This required all electrical 
measurements to be made on a separate bench test set. 
The control computer for the laser programming system 1s a DEC PDP-11 n3 
minicomputer. It is configured with a floating point processor, 256K bytes of vinual 
memory, and a set of interface boards which use either dedicated (RS-232 or parallel) 
ports or the DEC Q-Bus to communicate with the computer peripherals (i.e. tenninal, 
printer, and disk drives) and the laser system. The computer runs under the DEC 
RTI 1/SJ operating system. Each major laser subsystem has an associated interface 
board which resides on the Q-Bus. The laser system vendor supplies a set of support 
software which includes a Pascal compiler, general utility files, system set-
up/maintenance programs, and the software shell for a user application program. Large 
programs must utilize software modularity concepts to facilitate the use of memory 
overlay techniques. User generated software is typically written in a high level language 
(i.e. Pascal). 
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A comparer serminal. conaol panel. and CRT monitor serve u the Iller syaem user 
interface. The conaol panel fealwes a number of proceu control buaons. CCTV camera 
control switches, and an X-Y joystick. Various manual alianmerus are accomplished 
through control panel interaction. The control buttonl are often used to load positions 
and select processing options during the execution of a propam. Camera control 
switches provide illumination and magnification control of the image which is displayed 
on the CCTV monitor. The camera optics arc designed to capture the image of the wort 
piece, and display the signal on the monitor. 
1llc key to the E.S.I. laser system approach is the linear motor subsystem which 
provides the beam positioning function. It is a complex mechanical system which uses 
two linear motors (X & Y) to position a rigid metal apparatus called an optic ann. The 
optic ann rides on a set of pre-loaded shoe bearings which slide across finely machined 
metal strips that arc attached to the ann. Encoder lam~ pass light through a pair of 
glass slides (one fixed & one attached to the optic ann) which create a Moire, fringe 
pattern that is detected by an array of photodiodes. lbesc detectors generate sine and 
cosine signals which are processed to detcnnine the exact position (0. l 8µm resolution) 
of the optic ann. An elaborate mechanical feedback system is used to dampen the 
mechanical overshoot and oscillations which arc associated with moving a large mass at 
a high speed and then bringing it to a sudden stop. The linear motors can be driven to a 
maximum speed of 1600mm per second. A series of optical components (mirrors, beam 
spliners, and a final objective lens) arc also attached to the optic ann. They couple the 
laser beam to the positioning system and steer the beam along an unobstructed path to a 
final objective lens which focuses the beam down onto the work surface. An imponant 
1 1 
upect of du beam positioning approach is the onho1onality of the fOCIISled laser beam 
to the work surface. This allows a simple objective lens to be used to focus the beam, 
and it minimii.es optical distonions in the beam such as lens aberrations, astigmatism, 
and eccentricity over a large field of motion. Both lucr optics and CCTV viewing 
optics ~ coupled to the optic amt and focussed on the work surface, allowing the 
operator to view the area in which the laser programming takes place. 
A pair of step and repeat motors (X & Y) arc used to position the device handler in 
a plane which is parallel to the X- Y plane described by the motion of the optic ann. 
The top surface of the handler is a circular metal plate which is flat and has a set of 
tiny vacuum holes arranged in concentric circles in order to hold a wafer in place after 
it is mounted on the plate. The device handler positions the device in X, Y, and Z axes, 
and it also has a +/- 4 degree theta rotation capability. Its main function is to provide 
the coarse X-Y rx,sitioning capability (2.5µm resolution) that is required to position the 
desired chip under the beam positioner optics and to move the part into the laser focal 
plane prior to laser processing. The theta rotation adjusonent (--2.5 milliradian 
resolution) aligns the X and Y axes of the step and repeat handler with the linear motor 
optic ann. 
A Q-switchcd Nd:Y AG laser provides the energy for the link vaporization process. It is 
a randomly polarized laser which has a cavity configuration that is capable of producing 
-45ns pulses of l .064µrn laser light. A spatial filter is used to ensure operation of the 
laser in the fundamental TEMOO mode which implies a circularly symmetric beam that 
has a gaussian spatial profile. The laser is capable of producing -30 watts of CW power, 
and in a single pulse mode it can produce pulse energies (> 1 OOµJ) that arc far greater 
12 
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thin whll is needed for most laser prolJ'llllDlinl applicalions. 
The laser beam emitted by the laser passes through a number of optical elements 
before it is coupled onto the linear motor optic arm. Initially, it passes through an 
acousto-optic (AO) attenuator which is a device that is used to modify the amount of 
energy in the beam without introducing a physical shift in the beam. It is accomplished 
by applying RF energy to a quartz crystal, thereby setting up a standing wave field in 
the transmissive crystal. This sWlding acoustic wave splits the incident beam into a 
primary beam and a set of low order (side lobe) beams. By varying the RF energy. 
laser energy can be transferred from the primary beam into the secondary beams (and 
vice-versa); hence, it is possible to select a single beam and modulate the energy 
without displacing the beam. An important feature of the AO attenuator is that the 
output energy can be varied (in real time) between single laser pulses. Its response time 
(-lOOµs) is roughly an order of magnitude faster than the required (5t) laser rod 
charging time. The next element in the laser path is an up-collimator and beam 
expander which increases the beam diameter from -Imm to 4cm and allows the user to 
select from a range of spot sizes (4 - 8µm) at the work surface. A set of fixed optic 
tower attenuators are used to further reduce the energy of the beam and direct it towards 
the coupling mirror on the optic arm. A number of photodiodes arc utilized by the 
system to monitor the laser pulse stability and pulse energy delivered to the wort 
surface. 
A very important component of the laser system is the photorcflective alignment 
subsystem. It consists of a set of beam splitters, ancnuators. and photodiodes that are 
used to monitor incident and reflected laser light in order to accurately align the laser to 
13 
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1be IC cbip to be pn,ceaed. The data is acquired by monitoMI incident and reflective 
laser lipt while the laser is scanned across specific alipnent featu~s. This allows the 
beam to be ICCW'llCly alisned (to within +/· l.Oµm) to any link target which lies within 
the field of motion of the laser. Figure 28 illustrates a photoreftective scan and the 
conesponding reflected light signal which is capcurcd by the pl()todiode usembly. The 
photoreftective scarming technique is also used to accurately position the Z plane of the 
laser targets so that it coincides with the laser focal JUIIC. 1bis subsystem relies heavily 
on special software techniques which can quickly and accurately analyze the captured 
scan data and translate it into the correct positional information. 
The entire laser programming process can be broken down into a few fundamental 
tasks which can be described as follows. Initially, a wafer is placed on the device 
handler. The device is driven under the beam positioning optics (where it can be viewed 
at higher magnification on the CRT monitor) and coarse X, Y, Z, and theta alignments 
are performed by adjusting the handler with the optic ann remaining fixed. Next, the 
handler is driven to the desired chip site and coarsely positioned over an alignment 
feature. At this poinL a series of photorcflcctive alignment scans are performed on at 
least three alignment features which reside on the chip in order to accurately obtain the 
correct Z (focus) setting and X-Y beam positioner alignment information. It is important 
to note that the laser is used to align itself (and the associated beam positioner) to target 
features on the chip, and it is also used to process specified targets on the chip. This is 
done by operating the laser in a high repetition rate mode for the scans (which 
effectively lowers the peak laser power and enables features to be scanned without 
being damaged), and using it in a single pulse (high peak power) mode to vaporize the 
14 
-~ 
Q 
w 
l-
o 
w 
~ 
LL 
w 
ENERGY 
X 
~1oµm ----
X-AXIS SCAN 
6 µm : FEATURE 
I 
LASER I 
BEAM I _____________ ....., 
I .. : 60 µm -------•-..I 
I 
I 
~ ........ ---~ 
X 
PHOTOREFLECTIVE ALIGNMENT SCAN DIAGRAM 
FIGURE 28 
15 
. '
'r 
' ~ ., 
wpts. Prior to the laser process, the desired pulle enaJY is set and measured, laser 
stability is checked, and positional correction factors m established. During the laser 
programmina process, the device handler is kept fixed, and the laser and beam 
positioncr arc operated in a repetitive "move, settle, and shoot" sequence. 
2.2 Description of Key Laser System Parameters 
In order to characterize a laser programming process, it is imponant to understand 
the t>Mic laser system parameters and their effect on the process. Some of the following 
discussion relates directly to the capabilities and limitations associated with the 8(XX)c 
laser system~ however, an attempt will be made to describe the laser parameters and 
process in general tenns. There arc six key parameters that are used to describe the 
basic capability of a laser programming system. They are wavelength, pulscwidth, 
positioning accuracy, speed, spot size, and energy density control. This section will 
describe these parameters and their values ~ applied to this project. 
1nc laser wavelength and pulscwidth are two parameters that arc critical to the link 
vaporization process. Tilcy are generally specified by the laser system vendor, and are 
not amenable to change by the user. lbc absorption of the laser irradiation by any 
given link target structure is strongly related to the laser wavelength. Pulscwidth and 
pulse profile also play a major role in the heating process that occurs during the link 
vaporization. Chlipala and ScarfonelllJ have developed a theoretical model of the link 
vaporization procc~ and have studied the effect of laser wavelength aI¥1 pulsewidth. A 
discussion of their wort is beyond the scope of this paper. Due to physical consrraincs 
of the system and an attempt to simplify the number of variables in the process, all of 
the wort related to this project w~ done with the standard ( 1.064 micron wavelength, 
16 
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45DI pulRwiddl) Nd: Y AG laser. 
Posidonina ICCW"ICY is given in terms of the maximum amount of positioning error 
over a specified field of motion. The PTI LPL test chip utilizes a 4 .5mm X 1.5mm 
sub-field of the overall 17mm X 17mm field of travel. This results in a positioning 
accuracy value for the chip which is actually better than system specification of +/-
1.0µm. Laser alignment f carurcs which reside near each of the chip comers arc used to 
provide positional information concerning offset (X-Y), rotation, aoo correction 
coefficients that are required to accurately position the laser with respect to the chip. 
The quality of the photorcflective scan data was enhanced by using multiple scans (6) 
and scan offsets in order to average out any "noise" or scan target imperfections that 
can occur in a single scan event. A correlation technique is used to anal yu the data and 
detenninc the precise location of the alignment feature with respect to the incident laser 
beam. Alignment scan repeatability was typically less than 0.25µm (for a 20 scan 
sample). Positioning accuracy repeatability measurements were made by comparing the 
results of alignment scans at three different locations. Each of these three features was 
scanned 20 times and the distance between the features was measured in order to obtain 
a value. A worst-case value for this measurement was -0.5µm. 
Speed can be increased at the expense of positioning accuracy over a limited range. 
However, this project focussed on maximizing positioning accuracy in order to 
successfully process the devices, preventing a speed/accuracy trade-off. The definition of 
speed is dependent upon the given application and chip architecture. Many applications 
describe speed in terms of number of wafers processed per unit time because the wafer 
handling Ooading, unloading, and alignment) takes a significant ponion of the overall 
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process time. Laser propuunable lope applications such u Prl LPL utilize a large 
list of luer link coordinates that vary in size dependina upon the circuit description. 
These types of chips are usually, dominated by the "move, settle & shoot" process. 
Consequently, the speed of this process is typically meuured in tenns of the number of 
targets shot per second. The beam positioncr sealing time is generally the largest 
time-comwning component of the "move, settle, & shoot" process. In order to ensure 
the highest quality positioning accuracy, a worst-cue link to link move distance 
( ISOOµm) was used to determine the optimum settling time value (20ms). Dynamic 
scaling time techniques were not used because mechanical resonance points create 
complicated non-linearities in the settling time versus move distance relationship. An 
average value of 35 shots per second was the speed measured for this p~ss. 
AlignmenL focus, and laser energy adjusunents which arc required prior to processing 
each die typically take less than 20 seconds. 
Spot size and positioning accuracy arc the two parameters which have the biggest 
impact on laser link design rules, since they arc the primary factors in determining how 
close the targets can be placed to other features. The spot size is typically given as the 
beam diameter in the focal plane of the final objective lens at l/e2 of the peak energy. 
It can be varied by manually adjusting a beam expander to a value within a specified 
range (4 - 8µrn when using the f2.2 objective le~). For a given laser wavelength, the 
selection of spot size affects the depth of focus. As the spot size is decreased, the depth 
of focus decreases. A few different spot size values were tried; however, a spot size of 
-6.5µm was ultimately selected for the processing of the PTl LPL device. An 
eccentricity measurement was used to paramctcriz.c the shape (circular vs. elliptical) of 
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the spot A value of <IO'I eccentricity wu mairuained durin1 the laser process. 
Subsequent discussions will emphasize the fact that spot sii.e selection must 
accommodate both laser processing sensitivities (target material & focus) and design 
rule comtraints. After a selection is made, it is held constant during the entire l~r 
programming process. 
Energy density control can be described as the ability of the laser system to deliver 
a laser pulse of specific energy value and spatial profile to a pre-defined target The 
temporal profile of the laser pulse is controlled primarily by the laser cavity dimensions 
and repetition rate. It is imponant to note that the absolute value for the link burn 
energy varies from system to system~ therefore, the relative values and general trends 
are more significant. 
Positioning accuracy and link target material have a major impact on the energy 
density control requirements for any laser programming application. Improved 
positioning accuracy reduces the requirements for energy density control. Cenain link 
target materials arc more sensitive to energy fluctuations than others. There are three 
main components of the energy density control parameter. laser focus, energy 
range/resolution, and pulse stability. Adequate focus resolution was achieved by 
utilizing special hardware and software, and minimizing astigmatic effects via proper 
optics alignment. A Z stepping motor with a I µm step resolution and photoreflective 
focus scan routines were used to provide a +/- 3µm focus resolution. The non-
planarization of the beam positioner to the field of motion of the wafer handler. and 
wafer thickness variations contribute to a ~µm focus deviation across a 75mm wafer. 
Focus deviations of +/- 3µm were typically observed on a single chip site. The amount 
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of er.ellY in a liven laser pulse is determined by the seaing of an ICOUSIO-Opdc (AO) 
aueruator and the value of a pair of optic tower IUell.lltOn. TIie optic tower attenuator 
selection is based on the maxim um energy requirements of the application, since it 
defines the upper limit of the energy range. This selection is also a factor in 
determining the energy resolution of the AO attenuator. A 256 bit register is used to 
control the output energy of the AO attenuator. The energy resolution was found to be 
linear for AO register values in the 30 to 225 range. The system w~ configured with 
2X,2X tower attenuators to provide a maximum energy value of 7.SµJ and a resolution 
of 0.05µ1. Laser pulse stability also plays an imponant role in the process. It is 
characteristic for the E.S.I. laser to exhibit min/max stability values that are asymmetric. 
The minimum deviation from the pre-selected energy value is typically 1.5 to 2 times 
greater than the maximum deviation. It is also important that this parameter be 
measured in absolute min/max tcnns (rather than a 3o value) over a large pulse 
monitoring sample. since degradation of one pulse in l ,CXX) could have a significant 
yield impact on the process. The inability to maintain the laser stability parameter 
produces a gradual degradation in laser programming yield rather than an abrupt 
degradation. 
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3. DESCRIPl10N OF THE LASER PROGRAMMING ~T VEHICLE 
The PTl LPL test chip occupies one site on an imelflle(I circuit reticle set which 
contains a 7 X 7 array of test chips. 1be reticle set wu \lied to 1encrate 25 identical 
chip sites on a 75mm ( diameter) GaAs wafer. Each test chip is 1.5mm X 1.5mm and 
contains 40 bond pads. Bond pads arc 1 OOµm X 100µm in dimcmion and arc placed on 
a 12.Sµm pitch. All test sites have the same pad arrangement so that the same type of 
probe card can be shared by all users. The PTl LPL test chip was designed for the 
purpose of developing a basic laser programming process in addition to testing a laser 
programmable logic concept on GaAs. Other test chip sites arc used to investigate wafer 
processing characteristics and various aspects of GaAs HFE r circuit design. The PTI 
LPL test chip is shown in Figure 3A. 
3.1 PTI Wafer Processing Background 
The PT I wafers that were used to investigate GaAs laser programmmg 
characteristics utilized a 2.0µ.m SARGIC HFEI process. The 2.0µrn parameter refers to 
the minimum line width and line to line spacing that can be printed by the 
photolithographic process used in the fabrication of the devices. 1llC SARGIC process 
used in conjunction with MBE (Molecular Beam Epitaxy) is the key to the fabrication 
of the selectively doped HFET device which is the fundamental building block of all 
circuits fabricated in this technology. MBE is a technique that is capable of growing 
atomic layers of material on crystalline substrates. It is used to make the GaAs 
heterojunction device by building interleaved layers of GaAs and AlGaAs of precise 
thickness on top of a bulk GaAs substrate. The modulation of these layers contributes to 
a significant increase in the electron mobility in the flcvicc. This enhances the 
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swilCbinl spud advantaae that OaAs transiston hold over comparably sized silicon 
U'llllilton. Prior to the recent advances in MBE tcdmoloay, sinpe junction MESFET 
devices (which offer slower tramistor switching speeds) ~ the predominant type of 
GaAs IC transistor. 
The SARGIC process is used to form the gate/source/drain region.1 of both depletion 
(DFEr) and enhancement (EFET) devices. A tunpten silicide pte is used in 
conjunction with ion implantation in order to form the self-aligned device regions. 
Gallium arsenide has no high quality native oxide, and it is more scmi-insulalive (larger 
bandgap) than its silicon semiconductor counterpart. In order to improve radiation 
hardness and minimiu device cross-talk, device isolation is required. It is generally 
achieved through the use of oxygen ion implantation techniques. The implantation 
process is used to damage the epitaxial GaAs crystalline lattice (which is conductive by 
virtue of the presence of the AlGaAs donor layers). The isolation minimizes the 
conductive paths in non-device regions which play a critical role in latch-up and 
sidegating pheoomena. Sidegating is an undesirable effect which occurs when the 
switching state of one transistor affects the threshold voltage of an adjacent or nearby 
transistor. 
Of most interest to the laser programming process are the metallization and 
dielectric layers which arc used to form the device intercormcctions. The materials 
selected for the interconnect process arc generally driven by device processing and 
circuit pcrf onnancc constraints. It is a challenge to the laser programming technologist 
to provide a reliable laser process that requires minimal process modification. In the 
SARGIC HFEI' gallium arsenide process that was utilized in this project. three different 
23 
inlercOanect layen were used. The lowest layer consisu of two diffemu me11JJization 
suucturea: tunpten silicide (Jare maaerial) and a aold/nickel/aermanium/aold sandwich 
structure which is used to form ohmic contacts to the source/drain regions of the device. 
Although the processing technology is labeled 2.0µm, a special exception is made for 
the 4<XX> anpuom thick gate material which can be printed ( with contact 
photolithography) at a 1.0µrn line width. This wu deemed ncceuary in order to 
fabricate the desired high spccrl transistors. Ohmic COl'UCt metallization is limited to a 
minimum line width of 2.0µm and has a composite thickness of 3CXX) angstroms. In 
subsequent discu~ions in this paper, this metallization layer will be called "OHMIC". 
Both gate (4.5 otuns/square) and ohmic (0.47 ohms/square) metallization layers have 
relatively high sheet resistance as compared to the top two interconnect layers. They 
also have process and circuit layout rules that restrict their use as wire to wire 
interconnect structures outside of device regions. A 4(XX) angstrom layer of silicon 
oxynitride (SiON) dielectric is used to isolate the next layer of interconnect (called 
BOTMET) from the gate and OHMIC layers of metallization. Silicon nitride was 
originally used as the dielectric material, but advances in LPCVD (Low Pressure 
Chemical Vapor Deposition) of SiON made it the preferred material due to its lower 
dielectric constant value which effectively reduces wiring capacitance. BOTMET is also 
a gold-based sandwich structure. It is 6CXX) angstroms thick and contains the following 
layers (from top to bottom): 5CXX> angstroms of gold, .500 angstroms of platinum, and 
500 angstroms of titanium. The gold is the primary layer and dominates the sheet 
resistance value of 0.048 ohms per square. Platinum is used as a gold diffusion barrier 
and the titanium is used as an adhesion layer. A 4<XX) angstrom layer of SiON dielectric 
is used to isolate the next layer of interconnect (called TOPMET) from the BOTMET 
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mer,Qlzadon level. TOPMET is a aoJd-blled 1mdwtch ltlUC1Ule which ts very limUar 
to BOTMET. The only diffe1a1ee is tbe dlicknea of the Sold which is 7500 anpaoms 
for TOPMET. The sheet resistance of the TOPMET structure is 0.036 ohms per square. 
Both BOTMET and TOPMET are limited to minimum line widths of 2.0µm, and they 
are the interconnect levels dW dominale the chip wirina. TOPMET, by vimJe of its 
greaier thickness (higher culTCTlt carrying capability and lower mt.et resistance), is 
preferred for use in power/ground busses, and Iona distance numcrs. Stacked contact 
vias are not allowed; therefore, electrical contact to ohmic and gate materials always 
utilize a BOTMET contact window. After the TOPMET metallization has been defined, 
a silicon oxynitride encapsulation layer, called SiON CAPS, is deposited over all 
features on the chip (except bond pads) in order to provide moisture and scratch 
protection. 
The use of gold as the primary interconnect material docs not come without penalty. 
Although gold has excellent sheet resistance values (which arc very important to a high 
speed technology), it requires complex proccssirag in order to compensate for its 
adhesion and diffusion shoncomin15. The fact that it is a noble metal suucsts arothcr 
problem which is due to its lack of reactivity to existing phwna etching processes. This 
problem forces the use of a lift-off process to define the gold metallization layers; 
consequently, unifonn narrow line widths which have been achieved with polysilicon 
and aluminum interconnect on silicon arc more difficult to pattern on GaAs. 
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3.2 Clip Ardlitecture 
The Prl LPL test chip contaim a variety of feanues which can be broken down 
into five basic categories: laser alilfUDcnt features, WJCtin& links, electrically testable 
link structures, a circuit ID block, and a programmable lo&ic array. 
A set of laser link design rules needed to be estatiished prior to the design and 
layout of any of these features. Although part of the proposed Wk was to determine if a 
viable GaAs laser process is achievable, a set of laser target geometries were required to 
initiate the srudy. The laser link design rules define the geometry of the target structures 
and the spacing of adjacent fearurcs with respect to the target Figure 3B illustrates the 
basic laser link design rules for PTI LPL. lncy were derived on the ~is of the laser 
system capability (spot size, positioning accuracy, etc.) and previous experien~s 
garnered on silicon devices. The link length extends bcyooo the 8µm X 8µm target 
window in order to provide an adequate thermal buffer between the link and its 
associated termination feature. Another imponant aspect is that no other IC feature 
(including active device regions) can reside within the bounds of the target wir~ow. 
There are six laser alignment fearurcs on the chip. Each laser alignment feature is a 
metal "L" which has two perpendicular legs that arc 60µm long and IOµm wide. The 
"L" features arc located inside a designated scan field which contains oo other 
photolithographic features. This is required so that undesirable reflected light signals 
that can be caused by the presence of these features do not interfere with alignment 
scans. The dielectric is etched off the top of each alignment "L" and it is also etched 
within the square boundary which defines the scan field. There are four BOTMET 
alignment features (one in each comer of the test chip) and two TOPMET aligrunent 
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feanua (cJOler to the top and cemer of the chip). Fi~ 3C depias two alignment 
featwa near the upper left comer of the chip. 
There are a large number of target links oo the test chip. They arc ~quired to 
observe the effects of incident energy variation. positionin1 inaccuracies, laser focus. 
and many other types of laser programming related is.mes. Near each comer of the chip 
there are a set of BOTMET and TOPMET target links. These links can also be seen in 
Figure 3C. Each material tw an associated set of 12 (14µm X 2µm) links. There are 
six horirontal and six venical links that arc arranged in groups of three. Two groups of 
three arc placed on a 6µm center to center pitch and the other two arc on a 9µm pitch. 
Another set of BOTMET target links are located near the top center portion of the chip. 
These arc called link tennination arrays because they allow the user to observe heat 
dissipation effects associated with different link tenninations. Each terminating structure 
is the same length. Tnc width and contact mechanism of the termination varied. There 
are eight groups of four links. Each group is identified by a TOPMET number (1 to 8) 
which is located directly above it 
All laser links on the chip include a special laser CAPS window feature. The feature 
defines a SiON region which is exposed to a timed etch that is used to remove the 
dielectric covering over all TOPMET and BOTMET laser link structures and alignment 
features. It is the only processing step that is not a part of the standard fabrication 
process. On individual targets, the laser window has the same dimensions as the 8µm X 
8µm feature described in the laser link design rules. The laser window feature is 
incorporated into the standard CAPS mask that is typically used to provide mechanical 
and moisture protection for all circuit components except bond pads. This etch was 
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deemed neceaary because of previous experiences concemin1 SiN-oove~ aluminum 
links on silicon devices. 
In order to verify that the break-link and make-link targets can be programmed 
satisfactorily, six individual link clements which can be clccttically probed arc included 
on the device. Each individual link is associated with a set of four pads that allow 
precise resistance measurements to be made by forcing a current through the element 
from the outer set of pads, while measuring a voltage acroa the link clement and inside 
pair of pads (this mctood is called the Kelvin technique). 11lerc arc three different 
break-link elements: an OHMIC level link (called BREAK 1 ), BOTMET level link 
(BREAK.2), and a TOPMET level link (BREAK3). Figure 30 shows a cross-sectional 
view of each of the three break-link structures. lncrc arc also three different make-link 
structures all of which are 10µ.m X IOµm parallel plate capacitor devices. Each 
individual make-link structure uses a different combination of interconnect and 
dielectric layers to fonn the capacitor. MAKE 1 is fonned by the OHMIC and BOTMET 
levels. MAKE2 is fonncd by the OHMIC and TOPMET levels, and MAKE3 is fonned 
by the BOTMET and TOPMET intcrcollllCCt levels. Figure 3E shows a cross-sectional 
view of the three make-link structures. Figure 3F contains microscope photograp~ of 
BREAK2 and MAKE3 link structures. 
1bc circuit ID block is a 300µm X 75µm section of TOPMET which can~ used as 
a "patch" to label individual die sites with the identity of the circuit function 
implemented in the programmable logic section of the chip. The gold metallization 
provides a high contrast background for the laser generated dot matrix characters that 
can be burned into the chip. 
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Over 80'I of the test chip area is dedicated to the programmable logic concept. It 
can be divided into three functional entities: 1/0 buffers, logic rows, and interconnect 
grids. Each of these three entities are laser programmable, and they are arranged so that 
they can be configu~ to pcrfonn a host of simple logic functions. In this 
programmable logic concept. the circuit exists as one big electrical shon (all input and 
output tcnninals of the individual logic cells and 1/0 buffers arc tied to the interconnect 
grid) prior to laser programming. The interconnect grid provides the flexibility 
associated with laser programmable routing: however, it also eliminates device pre-
testability. The lack. of pre-testability results in wasted time and effort which can be 
spent on chi~ which arc non-functional prior to customization. A circuit function. 
described in physical layout terminology, provides the input to a special program where 
a set of circuit dependent link coordinates arc generated. This link coordinate 
information is used by the laser system to program the function of the logic cells and 
I/0 buffers. and to "carve" the appropriate wiring function into the intercOIUlCct grid. 
The laser programming function relies strictly on the BOTMET break-link process. A 
few MAKE3 type make-link structures are used to provide auxiliary access points from 
unbuffered probe pads directly into the interconnect grid. The logic array is arranged in 
the following fashion. There arc seven UO buffers which line the bonom of the chip. 
and two logic rows, each of which contain five logic cells of type A and one of type B. 
All of the logic cells in a given logic row arc placed side by side. Interleaved between 
the two logic rows and the 1/0 buffers are two interconnect grids. All of the input and 
output lines of each buffer and logic cell are pitch-matched to the vertical line spacing 
of the interconnect grid. In addition to the buffered 1/0 pads, there arc a set of seven 
bond pads which have direct access to the grid, and another set of three (previously 
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mentioned) that have access throupi a make-link ~- There are also two pads 
reserved for the power supply (2 volts) and two for the around connection. A detailed 
description of the UO buffers, logic cells, and interconnect grid will be given in the 
followina section. A source-follower logic (SFL) desian methodology was used for all 
logic clements and UO buffers. 
The laser programmable VO buffer is ~ high and 125µ.m wide, and requires 
eight laser links to program its function. It typically dissipates -l5mW, and lw been 
simulated to have an input buffer delay of ~Ops and an output buffer delay of ..fil)ps. 
1nc buff er is designed such that the user can mix any input option with any output 
option, but must al ways use both an input and output option Table 3A contains the 
programming options for the PTI LPL VO buffer. 
TABLE 3A - PTl LPL L'O Buffer Pro&rammin& Options 
Function Programmed Links 
Tri-State Output (Pull-up, Pull-down) 5,8 
Open Source Output 4,8 
Open Drain Output 5,6,7 
Inactive Output (High Z) 4,6,7 
Active Input 3 
Inactive Input 1.2 
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1be I,() buffer circuit conftpndon is included in the Appendix. The enable COi1b'OI is 
always available for each option; however, it only coarols the high impedance state of 
the output buffer and ha oo effect on the input buffer. The output buffer SllgC is non-
inverting, and the input buffer stage is inverting. 
There arc two l~r programmable logic cells (type A & B) that m used in this 
chip. Both cells arc I 80µm high. The type A lo1ic cell refers to an (eleven link) OR-
AND programmable gate. It can be programmed to one of seven different options which 
arc listed in Table 3B. 
TABLE 3B · PTI LPL Lo&ic Cell Type A Proarammina Options 
Function Programmed Links 
2-2 OR-AND 2,3,5,8 
2-lnput OR 3,4,7,8,10 
3-lnput OR 4,7,8 
4-lnput OR 4,8 
INVERTER 1,2,3,4,.5,6, 7 ,9, IO 
Non-Inverting BUFFER 3,4,6,7,8,9,10 
UNUSED Gate 1,2,3,4,.5,6,7,8,9,10 
The gate is limited to the use of four inputs and one output, but in some cases unused 
tenninals can be used as f eedthroughs ( wires that provide direct access across a logic 
row) from one interconnect grid to another. Cell type A has a typical power dissipation 
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of 9m W and a 1are delay which is a function of the selected late confipration, but 
typically less than 400ps. The type B logic cell is a clocked D-type flip-flop with p"set 
and clear options. If not used as a ftip-ftop, it can be configured to a three input OR 
gate or a high drive invener. The programming options for Cell type B are listed in 
Table 3C. The D fli~ flop is negative-edge trigcrcd, and it has a positive preset and 
clear. It has a simulated power dissipation of -l 8m W, and a 600ps transition delay time 
from clock to output The circuit configuration for logic cell A and the logic 
implementation of the clocked D Flip Aop in cell B arc also included in the Appendix. 
Table 3C · PTl LPL Lo&ic Cell Type B Proarammlnl Options I 
Function Programmed Links 
I 
I 
; 
D FLIP FLOP 6,8, l l I i 
I 
3-lnput OR l 2,3,4j,7,9, 10 
INVERTER -
UNUSED State 1,2,3,4,6,7,8,9,1 I 
The key to customizing the generic logic array is the laser programmable interconnect 
grid. This grid allows the cormection of any gate or UO tenninal in the array to any 
other gate or UO terminal. This is achieved through selective link removal to isolate a 
conductive path through the grid between the desired tenninals. The algorithm to 
accomplish this is a function of a physical circuit description and a specially designed 
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software pack11e. The concept is based on emulatina a "Manhaaan" channel router with 
an intcrcmnect grid. The interconnect regions between logic rows must follow specific 
grid spacin1 and track pitch design rules and can be viewed u a matrix of interconnect 
f carures. At a cross point of a grid and track, 13 different situations (sec Figure 3G) can 
exist for a two level connection scheme. Figure 3H shows a section of an intercormcct 
grid. Each grid cross point has an aswciated laser programmable routing cell which can 
be used in conjunction with neighboring cells to achieve the 13 "Manhattan" equivalent 
wiring configurations by removing (horizontal, venical, and diagonal) segments of the 
routing cells. PT 1 LPL contains two interconnect grids or routing regions. Each one 
consists of a 34 grid X 6 track array of routing cells. The array has a 30µrn grid pitch 
and a 28µm track pitch. All of the UO terminals of the logic cells and buffers are 
placed so that they arc aligned to the routing regions. Laser link design rules have a 
major impact on the layout of the programmable logic device, since the target link is 
the fundamental unit in the routing cell which is repeated many times to create an 
intcrcormect grid. 
3. 3 Link Coordinate Generation Software 
The link coordinate generation software takes the physical circuit description and 
converts it into a set of link coordinate files that arc used to create the desired logic 
function. Two separate programs, GASLPL and GASPREP, arc executed sequentially 
in order to perform this task. GASLPL is a 2800 line Pascal program which docs the 
coordinate generation part of the task. It uses a physical description file and the PTl 
LPL chip architecture file, GASPTl, as its primary inputs. The chip architecture file 
contains a set of keywords and -40 vectors that describe the location of various points 
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on the test chip. Other (secondary) inputs arc used to invoke an intermediate da1a 
diqnostic option, and infonnation that is used to generate link coordinates for burning 
the circuit ID into the dedicated TOPMET ID block on the chip. GASLPL creates 10 
1~ coordinale files al¥1 two auxiliary output files that store error messages and compile 
link bum statistics. The link coordinale files that arc genel'lled by GASLPL son the 
links into files according to circuit functionality Oogic cell, 1/0 buffer, and routing 
grids) and also by link orientation (horirontal, vertical, and diagonal). This was done to 
facilitate the software debugging process, and to accommodate link orientation problems 
which will be disc~d in the results section of this paper. It also concatenates these 10 
data files into four files which can be processed by GASPREP. 
It is imponant to understand the algorithm used by GASLPL in order to generate 
the link coordinates. The generation of the target coordinates for the logic cell and VO 
buffer functions is quite simple. A table-driven vector summation process is used. The 
algoritlun used for link coordinate generation in the routing regions is more involved. It 
handles each routing region as an independent two dimensional array of routing cells. 
Every routing cell in a region contains three links: LINK1 (vertical), LINK2 (diagonal), 
and LINK3 (horizontal). Routing cells which lie along the top and right region 
boundaries have an additional interface link, LINK4 (horizontal) or LmK.5 (vertical). 
The inherent directionality of the basic three link cell dictates the use of the interface 
links. In order to accomplish the routing, the algorithm requires that link bum decisions 
for a given routing style at routing cell location [M.N] be extended to routing cell 
locations [M.N+l] and [M+l.N]. Toe concept of a "bumword" was used to describe 
routing cell styles. Figure 31 shows an example of how bumwords are generated and 
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how they m subsequently tramformed into routing cell link coordirwcs. Bumwords 
arc 5 bit words which describe the routing style of a cross point by setting bits 
according to which components of a cell arc required to emulate the desired wiring 
path. A two dimensional array (34 X 6) of bumwords is required for each routing 
region The array indices correspond to the routing cell location within that region. The 
routing style of each cell is stored as an integer in the as.,ociatcd tmnword array 
element The algorithm executes a set of logical operations on the entire bumword 
array, and generates a "link.bum" array of identical dimensions. Figure 3J depicts the 
logical expressions that are used to conven bumword data into linkbum information. 
The linkbum array utilizes the same array index notation as the bumword array; 
however, each bit in the word now corrcspooos to one of the five possible link locations 
(LINK 1-LIN'K.5) which may exist at any array location. A four component vector 
summation process is used to conven the linkbum array infonnation into link 
coordinates. A unique aspect of this approach is that unused sections of interconnect are 
effectively "scissored out" of the grid. These W1used segments are electrically isolated 
and exist as floating pieces of interconnect at the end of the laser process. This also has 
a positive impact on the number of link bums that arc required to implement a circuit. 
The scissoring action minimizes the number of bums. 
GASPREP contains -420 lines of Pascal code, and it is used to prepare the final link 
coordinate files for use by the laser system. It is written such that link coordinate files 
can be generated which af.c appropriate for use with different types of laser systems. 
The file preparation function includes data f onnatting and anaching a laser processing 
header to each link coordinate file. The header provides link orientation, laser 
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LINKBURN (X, Y] = 1 XM=X•ax-1 
IF YM=YMu-1 
I { BURNWORD [ X, Y J = 25, 19, or 27 X=O-+ XM 
OR Y=O-+ YM 
BURNWORD (X, Y-1) = 13, 7, or 15 X=O-+ XM 
OR Y= 1 -+ YM 
BURNWORD [X, Y] = 10, 0} X=O-+ XM 
Y=O 
LINKBURN [ X, Y] = 2 
IF 
{ BURNWORD [X, Y] = 10, 20, 30} X=O-+ XM 
Y=O-+YM 
LINKBURN [ X, Y] = 4 
IF 
{ BURNWORD [ X, Y] = 25, 13, or 29 X=O-+ XM 
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alipunent. and focus feature infonnation. The final four link data files are copied onto 
an RL02 removable memory pack which can be loaded into a disk drive that is 
accessed by the laser system. 
3.4 Laser System Software 
The lucr system software used in this project involved two scparalC menu driven 
programs: Set-up (SWP A3C) and Run-time (B2PA3C). 1bc Set-up program is a 
software utility which was written and distributed by the l~r vendor. It pcrfonns many 
imponant system related functions that arc required prior to the execution of any 
application oriented tasks such as Run-time. Set-up is used to test and adjust various 
laser subsystems, and it allows the user to generate or modify the system data file. This 
data file is quite extensive. It includes device feature location, laser power settings, 
process parameters, and correction coefficients used by the beam positioner. The 
software is based on a layered menu approach which consists of a main menu that is 
used to access 13 options. Each option represents a laser subsystem, and when accessed, 
produces a secondary menu which lists a set of options and functions that can be 
initiated. This program was used to bum the targeting and electrically testable links on 
the test chip. Approximately 50 link data files were created for this function. 
B2PA3C is an application specific piece of software. The program was co-developed 
with E.S.I. to control a file driven, off-line laser programming process. It i5 used to 
program the logic portion of the PTl test chip. Run-time is structured in a continuous 
sequential loop co~isting of five menus. Each menu is associated with a task that is 
required to process a wafer. Keytx>ard and control panel responses are used to guide the 
program through aligrunent and calibration operations. A sophisticated laser processing 
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menu allows the user to initiate Ul interactive mode or a fully automated mode. 1bc 
automated mode allows for unattended operation. and incorporates various system 
moniton and checks which report the current laser system status. For insWlCC, a "job" 
file can be generated to instruct the laser system to process an entire water. A block 
diagrun describing the overall laser programming process software 8ow is shown in 
Figure 3K. 
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4. LASER PROGRAMMING RESULTS 
Prior to starting the investigation of GaAs laser programming, a number of safety 
and health concerns had to be addressed. 1be lo&istics of handling peoonal safety and 
environmental issues such as storage, disposal, clean-up, and fire emergency were 
discussed, and a set of guidelines were developed. In order to evaluate the situation, a 
series of monitored experiments were conducted to simulate worst etie conditions. 
Extensive laser processing work was done at high power on test structures that offered 
\ 
the highest probability of generating inorganic arsenic compounds. The concern is that 
at modest temperatures (>450C) the GaAs compound breaks down and its constituents 
can react with air to form bi-products which have been designated regulated 
carcinogens. An array of air sample collectors and surface wipes were used to monitor 
the area around the laser system. 1lle test results showed no significant presence of 
these compounds. A set of safety procedures which exceed OSHA and government 
safety requirements were put in place. They defined the marmer in which the GaAs 
wafers and associated equipment arc to be labeled, cleaned. and handled. 
A detailed analysis of the break-link process was one of the main goals of this 
project. The PT 1 wafers that were used received two different sets of processing 
sequences. One group of wafers was subjected to a Laser CAPS etching process that 
exposed TOP~ laser links, but left 4CXX) angstroms of SiON covering BOTMET 
links. A second group of waters received a timed etching process (based on measured 
etch rates and dielectric thickness) in order to remove all of the SiON dielectric above 
the BOT~ laser links and alignment features; however, SEM analyses revealed that 
~CXX) angstroms of SiON still remained. Although this was not the desired link 
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SUUCIUl'C, it enabled a valuable comparison to be made, and it provided an accepclble 
BOTMET link mucnue which could be used to proaiam die lo&ic may. The future 
di!Ution of the technoloay points toward an aluminum bued inrerconnect metallization; 
therefore, experimelllS on aluminum break-link suucnua on silicon CMOS wafers were 
made. These experiments provided valuable insi&ht into the laser proaiamming process. 
One of the early observations was the chanae in the photoreftective alignment scan 
signal. The ratio of the peak scan reflectivity to the bueline scan reftectivity was 6: 1 for 
silicon as compared to 3 . .5: 1 for GaAs (under the same scan conditions). This is due to 
the higher baseline signal which is generated by the more reflective GaAs substrate. The 
tenn "energy window" is used extensively in the following laser programming 
descriptions. It refers to the energy range in which a target link can be successfully 
programmed without impaning significant damage to adjacent (vertical and horizontal) 
structures. The energy window is generally quantified by combining electrical 
measurement (pre/post laser resistance) and optical analyses. 
4.1 Break Link Analysis 
There are many issues which need to be recognized in a break-link laser 
programming process. Laser link design rules reflect the importance of spot-
size/positioning-accuracy/link-gcometry compatibility, link termination (heat dissipation) 
effects, and link placement with respect to adjacent features. In addition, a qualitative 
look at link bum characteristics such as laser generated debris, substrate and underlying 
dielectric damage, and incomplete material removal (conductive filaments) are important 
to the repeatability and reliability of the process. In order to focus on the most 
promising link structures, a series of targeting rum ( using a constant spot size and a 
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wide ranae of laser eneflics) were made on all of the probe-able WJet S1Nctures. 
Optical microscope and electrical measurements were made on each of the PTI link 
structures; however, more exhaustive studies concerning spot size, laser focus, link 
orientation and link tennination effects were restricted to the targets which exhibited the 
best characteristics. The following set of discussiom will describe the experiences on 
four different inc.erconncct layers: OH.MIC, TOPMET, BOTMET (all gold-based 
structures on PTI wafers), and a 5(XX) angstrom thick aluminum metallization layer on 
silicon CMOS wafers. 
The break-link results on the OHMIC level were not good. 'The OHMIC (BREAK 1) 
test link had a very narrow link vaporization energy window of --0.1 µJ. This was 
substantiated by both optical observation and pre/post laser resistance measurements. 
Energy values < l.2µJ did not completely severe the link, and values > l.3µJ caused 
significant substrate damage which contributed to a low resistance path across the burn 
cavity. The major problem with this type of structure is that it rests directly on top of 
the substrate; therefore, heat conduction into the substrate occurs quite readily. Many of 
the links which were burned within the acceptable energy range exhibited damage to the 
substrate. Another negative aspect is the thicker dielectric (relative to BOTMET and 
TOPMET links), which generally makes the bum quality worse. Below the vaporization 
threshold the post laser resistance increased as the incident energy increased. This 
occurred because the l~r was only melting a ponion of the link, and as the energy 
increased, a larger percentage of the structure was being vaporized. As the energy was 
increased above the 1 JµJ level, the excess heat generated in the link vaporization 
process coupled into the substrate, causing the GaAs to disassociate. This caused a 
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"puddle" of 1aWum metal to form under the link. When it resolidifted, it formed a 
conductive brid1e across the cavity p~viously occupied by the gold link. The impact of 
the different multilayer composition (of the OHMIC Au/(Je/Ni/Au link versus the 
BOTMET and TOPMET Au/fi/Pt sandwich structure) on the link vaporization process 
was difficult to measure because of the overwhelming effects associaied with the thick 
overlying dielectric and direct contact to the underlying substrate. Figure 4A contains 
photographs of laser programmed OHMIC links. 
TOPMET link structures were exposed (no dielectric cover) in all cases. The 
presence of the underlying composite dielectric layer (--800} angstroms) minimizes the 
heat conduction from the link to the substrate. Despite these advantages, the additional 
energy that is required to vaporize the thicker link ( ....SSOO angstroms) poses significant 
problems. The link vaporization threshold energy is higher ( 4 .6µJ), and the acceIXable 
energy window is smaller than the thirmcr BOTMET link: structure. The higher energy 
levels are anributable to the added thickness of the link.. A consequence of operating the 
laser at these higher levels is the greater susceptibility to damaging the underlying 
dielectric layers. In this case, optical microscope monitoring shows accepc.able bums 
over a range of l. 7 to l.9µJ; however, the electrical measurements indicate a wider 
range (> l .6µJ). This reflects the fact that some amount of damage to the underlying 
dielectric can occur without affecting the programmed "open" resistance value. There is 
a reliability risk associated with allowing observable damage to the underlying 
dielectric. It may not show up in the initial post laser testing, but this type of damage 
. 
may cause long tenn reliability problems. The damage might act as a mechanical stress 
relief point and cause cracks or defects to propagate. It can also provide a penetration 
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ENERGY 
0.9µJ 
poinl for mobile ionic comaminams. This can be faw in cases where dielectric damage 
provides a convenient path to the device regions on the substtate. 
A cleanly vaporized TOPMET link exhibits a rectangular bum region which 
measures 6µm X 2µm. and lies along the main axis of the link. The ends of the 
exploded gold link can be dcscnbcd as "meltback" regions which arc probably caused 
by the surf ace tension "pulling back" residual liquid Autri/Pt towards the remaining 
solid ends of the link structure. The surface tension causes the molten material to fonn 
a small semi-spherical ridge at the edges of the link. l~ufficient incident energy 
produces very linle evidence of structural change at the irradiation site. Excessive 
energy results in the def onnation and cracking of the underlying glass. The damage 
usually takes the shape of the incident laser spot. TOPMET links could be used as 
target structures in laser programming applications, but the additional energy and the 
relatively narrow acceptable energy window demand more stringent laser processing 
tolerances. Figure 4B contains photographs of TOPMET link bums. 
The BOTMET interconnect level was expected to yield good results as a link target 
structu~. This is apparent from the choice of the BOTMET break-link structures in the 
programmable logic array section. The BOTMET link structure proved to be very 
robust, as long as the thin ( ~CXX) angstroms) overlying dielectric thickness was used. 
The preference towards liule or no dielectric covering was consistent throughout the 
link vaporization study for all of the materials considered. Although the overlying cover 
is highly transmissive to the incident laser beam, an increase in its thickness translates 
to an increase in the mechanical (shear) strength of the dielectric, requiring more energy 
to rupture the "lid" during the link vaporization process. Thicker overlying dielectric 
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also leads to uymmetric link bums which have excessive mew spluh and laser 
generaled debris. This may be attributed to one side of the dielectric "lid" fracturing 
bcfo~ the other, releasing the pressure built-up in the enclosed hot link strucrurc. 
pulling out some of the liquified metal which resides near the cooler, solid ends of the 
remaining link. The ejected material is called laser debris or splash. It often takes the 
fonn of small, spherical nodules ( <0.Sµrn diameter) or short thin metal filaments. 
Destructive optical interference effects arc also of concern in dielectric coverings. 
Cenain thicknesses (related to the wavelength of the light and the refractive index of 
the dielectric) of the overlying material can cause an attenuation of the incident light, 
which leads to insufficient energy to the link or additional absorption (leading to excess 
energy to the link). 
BOTMET link strucrures (with 2CXX) angstroms of overlying clielectric) have a large 
link vaporization energy window (0. 9µJ - 1. 6µ1) which was supported by electrical 
measurements. 1lley have the advantage of an underlying dielectric layer and a 
relatively thin (-{)(XX) angstrom) link. A clean link vaporization produces a 4µm X 3µm 
burn cavity: however, the cavity appears more elliptical in shape due to the fracture 
characteristics of the Si ON "lid" that is bloMl off during the process. The presence of 
the overlying dielectric also reduces the size and changes the shape of the "meltback" 
region. It is theorized that the presence of the overlying SiON layer (at the edge of the 
cavity) suppresses the mobility of the remaining molten material. Sub-threshold link 
bums are very unpredictable.The liquified gold often oozes out of small fracture faults 
or panially exploded regions of the overlying SiON, and then resolidifies in irregular 
shapes. Excessive laser energy produces crater-like structures which have exposed GaAs 
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subl1nle at die base. Microscope inspection of link bums within die ICCepllble energy 
window can be deceiving due to interference effects created by the SiON topology at 
the edge of the bum. It is difficult to detcnnine if the thickness variations of the dark 
lines which track the perimeter of the bum cavity are due to comour changes of the 
remaining dielectric or a narrow segment of unvaporized metal. Photographs which 
highlight laser debris and the topography at the edge of the link bum cavity arc shown 
in Figure 4C. The color content of the vaporiud BOTMET links is rich with 
infonnation. Relatively small changes in the thickness of the remaining dielectric at the 
base of the link cavity arc represented by changes in color. Just above the vaporization 
threshold, this base region appears green. A slight increase in energy is accompanied 
by the appearance of a pink rectangular patch in this base region. As the energy is 
increased, the patch becomes more distinctive and red. At the top end of the acceptable 
energy range, the patch begins to turn blue, and small ( < 1 µm), dark pits begin to 
appear. Excessive damage is often centered along the edge of the fonner link. 
The BOTrvtET break-link process looks very promising. High quality link bums 
could be made over a wide energy range, and the required tolerances of the key laser 
parameters were well within the system performance specifications. BOTMET link 
burns arc shown in Figure 4D. A resistance versus energy plot for all three GaAs 
break-link sttucturcs is given in Figure 4E. 
The future direction of the GaAs digital IC tcchoology points towards smaller metal 
f eaturc sizes that can be generated with projection photolithography and dry (plasma) 
etching. This implies that the gold based metallurgy has a limited lifetime, and as soon 
as problems concerning source/drain contact metallurgy arc solved, an aluminum based 
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intclconnect would be a likely replacement. The aluminum target links that were used 
to observe laser programming characteristics are localed on 1. 75µ.m single level metal 
CMOS silicon wafers. The reflectivity of both aluminum and gold (at 25C) is -0.92 for 
1.06µm light The links are not covered by dielectric, and rest on top of a composite 
layer of silicon dioxide-based dielectric (6CXX) angstroms of field oxide and --8CXX) 
angstroms of boro-phosphosilicatc glus). The target links arc 1. 7Sµm wide, 20µm long, 
and ~(XX) angstroms thick. Oean, rectangular (-6µm X 1.7Sµm) lucr link vaporization 
regions arc generated. Burn characteristics are similar to the TOPMET link structure. 
except that the energy window is larger (0.SµJ) and vaporization threshold energy lower 
( 1.2µ1). There was less evidence of splash, and the meltback regions at the ends of the 
link were uniform. The aluminum has surface tension and optical absorption 
characteristics (at the l .06µrn laser wavelength) which are similar to gold. The most 
interesting aspect of the aluminum has to do with its relatively low melting temperature 
(-650C) which allows the link to exhibit detailed sub-threshold bum information. This 
was particularly useful in tracking down the link orientation effect which will be 
described in the following section. Aluminum link bums are depicted in Figure 4F. This 
aluminum link target structure exhibited reasonable link vaporization propenies. and it 
appears to be a viable target structure for future work. 
4.2 Link Orientation Effect 
A surprising difference in the bum characteristics for venical versus horizontal links 
was noted during the energy window experiments. It appeared on all of the gold and 
aluminum target structures that were considered. Toe fact that this had not been 
encountered on any of the polysilicon or poly silicide target materials in silicon laser 
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paopammin1 applications made the .. problem more inlri111ing. At fint. the metal WJet 
materials were suspected as the culprits (thickness variatiom or unusual deposition 
characteristics). This was discarded after the preferred link orientation shifted from one 
axis to the other when the links were processed after the wafer was rotated 90 de grccs. 
In additio~ detailed experiments on poly silicide links revealed that they also exhibit 
the phenomena, albeit ever so slightly. It became obvious that the problem was related 
to the laser and/or laser optics. Metal links exhibited a vaporization threshold energy 
that was different for the two orientations, and an unequal energy processing window 
which was greater for the "preferred" link axis. Sut}.thrcshold aluminum link bums 
showed melt regions of significantly different size for the two orientations. 
Overpowered gold links showed an unusual predilection for damaging the underlying 
substrate at the edge of the fonner link. These observations led to experiments to 
measure the eccentricity (roundness) of the incident laser beam. Photoreflective scans of 
a grid of highly reflective X and Y lines were made. lnf onnation concerning the width 
of the scan feature and an assumption of a gaussian-like energy profile was used in 
conjunction with a correlation scan analysis technique to measure the spot diameter 
across both axes. Eccentricity values of less than 5% were calculated in all regions of 
the beam positioncr field. Next, laser optics astigmatism was measured to see if there 
was a significant difference in the focal plane for the two orthogonal orientations. 
Astigmatic values that were on the order of 3µrn were observed~ however, calculations 
( discussed in detail in section 4 .4) show that this translates into <5 % energy deviations 
which are too small for the magnitude of the effect Polarization of the incident laser 
light was another considered possibility; however, this seemed wtlikely, since, the 
orientation effect was fouoo on two different types of laser systems. One system (E.S.I. 
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8(XX)c) uses a randomly polarized, Q-switchcd Nd: Y AG laser and the other system 
(Teradyne Ml 18) uses a linearly polarized, Q-switchcd Nd:Y AG laser. In addition, a 
second E.S.I. 8CXX)c laser w~ tried and it showed a link orientation effect (of smaller 
magnitude) that preferred the opposite axis. Despite these facts, a tran.fflli~ive pseudo-
depolarizing crystal w~ inscncd into the beam path of one of the E.S.I. laser systems 
in order to see if it could change the existing effect No change was observed. 
Finally, the first insight was observed when a 0.7Sµm "X" axis offset was 
introduced on the laser system which exhibited the horizontal link prcfercn~. This 
enlarged the energy window for the vertical links, but did not effect the window for 
horizontal links (it simply displ~d the link bum along the primary axis of the link). 
This implied that the maximum energy point in the beam, as detcnnined by the 
photoreflective alignment scans, was not in the center of the laser spot. The 
improvement was significant, but the orientation effect still existed. Many of the optic 
components along the beam path were checked and re-aligned, and no change to the 
orientation effect was observed. A breakthrough occurred in an experiment in which the 
laser rod was rotated by 90 degrees and the orientation effect changed from one axis to 
the other. This led to the explanation of an asymmetric energy distribution "inside the 
beam". The rod was rotated 90 degrees again, and the orientation effect changed axes 
once more. The explanation matches the scenario presented by the experiments. An 
offset, "quasi-elliptical" energy distribution inride the beam accounts for the more 
effective coupling of the laser energy into the links which lie along the axis defined by 
the two foci of the ellipse. Figure 4G illustrates the difference between the theoretical 
(symmetric) and actual (asymmetric) spatial profile of the laser spot. Photographs of 
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luer proarammed links which highlight the link orientation effect are shown in Fiprc 
4H. The problem with the p~vious eccentricity experiments is believed to be in the 
correlation algorithm which assumes a symmetric gaussian shape, and the spot size 
measurement which is essentially being made at radial points close to the edge of the 
beam. This is due to the ratio of the scan target width u compared to the l~r spot 
size. The magnitude of the effect could be estimated on horizontal and vertical 
aluminum links which were shot with a sub-threshold energy level (i.e. 0.8µ]). The 
distance across the primary axis of the vcnical link melt region was 4µ.rn. while the 
horizontal measured 6µm. The ratio of these numbers can be used to plot a 
representation of the actual spatial profile of the laser beam at the work surface. 
It is theorized that the orientation problem is a characteristic of the laser rod and 
laser cavity alignment. A prerequisite for lasing to occur in these types of Nd: Y AG 
lasers is a laser rod/mirror alignment that yields a certain percentage of spatial overlap 
(typically 50%) along the optic axis of the laser cavity. This alignment is made at room 
temperature (laser is shut off) with an auto-collimator device. The alignment is made by 
adjusting end caps which attach the ends of the laser rod to the phenolic block that 
houses the arc lamp and reflective cavity. When the laser is operating, de-ionized water 
is passed through flow tube jackets that surround the rod and arc lamp in order to 
maintain a constant cavity temperature of -30C. Mechanical stress in the rod occurs due 
to the difference in thennal expansion coefficients for the various materials. lltis stress 
coupled with the possibility of a oon-unifonn distribution of the neodymium ions 
(lasing species) in the cylindrical. yttrium aluminum garnet (Y AG) crystal could cause 
distortion and asymmetry in the emitted laser beam. 
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An inlerating view of this effect lies in its use in off-line luer propamming 
appliCllions to provide a Iaraer eneray window for both axes. This can be accomplished 
by pre-sorting the link coordinate files by link orientation, and rotating the wafer to 
align the prefened axis of the laser beam to the primary axis of the link. This was tried, 
and, indeed, the larger energy window associated with the asymmetric beam can be 
applied to both link orientations. Furthermore, this technique provides an overall laser 
energy window which is larger than the scenario that utilizes a symmetric (gaussian) 
beam profile. The obvious drawback is extra time required for rotating and realizing 
the wafer. however, this is small compared to the overall wafer processing time. 
4.3 Link Termination Effect 
The link termination effect 1s caused by differences in heat dissipation 
characteristics of interconnect structures which arc directly attached to the laser links. 
This effect was investigated on BOTMET wgct links. The results were rather intuitive. 
Links that arc terminated in larger mass structures require more energy to vaporize. The 
effect of different link tenninations is tD shift the relative position of the energy window 
(typically by 0.1 µJ); however, the size of the window does not change significantly. 
This phenomenon should be considered a second order effect when compared to link 
orientation. 'The termination structures used to observe the effect were spaced 4µm 
from the laser CAPS window boundary of the link. At this distance, the effect was 
rather small. The significant differences in the bum quality occurred at the extremes of 
the energy window. At the low end of the energy window, only the links with the 
smallest terminating features exhibit clean burns. At the high end, these same links are 
the first to exhibit underlying dielectric damage. Figure 41 contains photographs of link 
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BOTMET LINKS ENERGY = 0.9µJ 
LINK TERMINATION EFFECT 
FIGURE 41 
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bwm which illusnte the link tenninalion effect. 
Although the tennination effect is second order ( as compared to the link orientation 
effect), it raises an interesting possibility for attaining high quality laser programming. 
Given the capability to adjust the laser energy from pulse to pulse, the energy could be 
tailored to each link target through the use of a set of energy offsets which could be 
applied via a simple mathematical calculation (sec example below). 
E - final link bum enc rgy. 
E(m) - energy component based on link material. 
E(o) - energy component based on link orientation. 
E(t) - energy component based on link tennination. 
E - E(m) + E(o) + E(t) -
In this case, each link on a device could be described by location. target material. 
orientation, and termination values. Energy offset values for the material, orientation, 
and termination could be oblaincd from a table that describes different link 
configurations. The appropriate link burn energy could be calculated during the time it 
takes to move from one target to the next. 
4.4 BOTMET Break-Link Process Window Olaracterization 
An impon.ant aspect of this project involved understanding the capability of the 
laser system, and developing a laser programming process that matched the system and 
the ?Tl LPL device requirements. The characterization of the process window refers to 
quantifying the laser processing tolerances that arc required to successfully program a 
device. This section will repon on the results of these experiments and observations for 
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· the P1'1 LPL device. 
Spot me, positioning accuracy and ener1y density control are the three parmneters 
used to define the laser process window. The spot size parameter is set to a specific 
value by adjusting the variable up-collimator. Its value must be m11ehed to the link 
geometry and the associated laser link design rules. It also has a major impact on the 
laser process tolerance of the positionin& accuracy and the energy density control. The 
process window is established in the following manner. FU'lt. a laser spot size (which is 
reasonably matched to the given link geometry) is selected. 1bc energy windows for 
each target material and link orientation arc determined experimentally. Next, a specific 
type of link target is chosen, and a corresponding link vaporization energy is selected 
(from the center of the energy window). Positioning accuracy tolerance is detennined 
by instituting a series of incremental offsets (perpendicular to the primary axis of the 
link) which purposely misalign the beam with respect to the target. The target is placed 
in the focal plane, and the laser attempts arc made to vaporize the link. Microsco~ 
inspection is used to determine how large an offset the link vaporization process can 
tolerate. 
Energy density control can be broken down into three comJX)nents: energy window, 
link vaporization focus range, and peak stability requirements. In this case, the user 
needs to determine if the size of the energy window is sufficient to accommodate 
deviations in the pulse energy due to: ( 1) the resolution limitations of the energy 
adjusunent device (AO attenuator) and the calibrated photodetector, (2) laser 
instabilities. and (3) energy density variations caused by focal plane misalignments. An 
array of measurements was made to detcnnine that the energy adjusoncnt error due to 
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the AO anemwor and photodetector was +/- 0.05µ.J (for the current optic path 
confilUJ'llion). Similarly, repealed measurements were made to determine a three sigma 
pulse to pulse deviation value of < +/-5%, and a minimax pulse deviation value of < 
+/-7% (for 6CXX) pulse samples). The effect of the focal plane offset was measured by 
invoking a series of Z-axis offselS, while maintaining a pre-selected energy value in the 
center of the energy window. Moving the target in and out of focus bu an effect on the 
energy density. The following equation describes the effect mathematically. 
Z = offset from focal plane (µm) 
A = wavelength of laser (µm) 
DO = laser spot diameter at focus (µm) 
E O = energy demi ty at focus 
E2 = energy density at offset Z 
4A. Let, K =---
1t D 2 
0 
E -E [ I ] z - o 1 + (K Z)2 
Basically, the spot size increases and the incident energy per unit area decreases as 
the target is moved away from the focal plane. Given the spot size, size of the energy 
window, and the selected mid-range energy value, one can calculate how much of a 
focal plane offset is tolerable. Calculated and experimental focus results were 1:ompared, 
and found to be in disagreement by about a factor of two. The experimental results 
indicate that the link vaporization process is more tolerant of focus variations than the 
calculations suggest. 
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The following tables describe experimentally derived process windows for the 
BOTMET break-link structure on PTl LPL. Table 4A depicts the initial cue which 
utilized a 5µm spot size and no offset compensation for the spot asymmetry. Table 48 
describes the optimized ca.sc with the 6.5µm spot size and a 0.75µm "X" offset to 
compcmatc for the laser spot asymmetry. 
TABLE 4A - PTl LPL BOTMET Initial La1er Process Window 
Laser Spot Size: 5.0µm 
Spot Asymmetry Compensation Offset: oonc 
Link Orientation 
Positioning Accuracy (J.un) 
Energy Window (µJ) 
Focus Range (µm) 
Horizontal 
+/- 1.0 
0.7 - 1.2 
+/- 20 
Vertical 
+/- 0.50 
I.I - 1.2 
+/- 10 
TABLE 4B - PTl LPL BOTMET Optimized Laser Process Window 
Laser Spot Size: 6.5µm 
Spot Asymmetry Compensation Offset: 0.75µrn "X" 
Link Orientation Horizontal Vertical 
Positioning Accuracy (µm) +/- 2.0 +/- 0.75 
Energy Window (µJ) 0.9 - 1.6 1.2 - 1.6 
Focus Range (jlm) +/- 40 +/- 20 
4.5 Make-Link Analysis 
i 
I 
I 
I 
The make-link structures that were investigated in this project were chosen because 
of their fabrication simplicity (standard processing), potential for low ohmic contact 
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resistanee, and implemenwton compatibility with existin& luer equipment The make-
link mechanism is simply to damage the structure in such a fashion as to shon the two 
metal plates of the capacitor sttucture. This could occur by a combination of flowing 
residual molten metal from the top plate down omo the lower plate and splashing 
molten metal from the lower plate up onto the top plate. Three different make-link 
structures which covered the different parallel plate combinations of OHMIC, 
BOTMET, and TOPMET metallization layers were comidercd. 
Initial experiments revealed that high energy, single pulse laser irradiation could not 
shon the plates on any of the structures. A set of experiments which use two laser 
pulses of equal energy produced some structures which exhibited low ohmic contact 
resistance after the laser process. Due to the physical differences in the structures, the 
onset of laser damage occurred at the lowest energy on the MAKE 1 element. The top 
plate (BOTivfET) of the MAKE 1 structure is thinner than the TOPMET plates of 
MAKE2 and MAKE3. 1nc resistance of the structures began to change when using 
energies greater than 5µJ. High resistance values were recorded for all make-link 
structures which were shot at energy levels above 7µ1. Unusual post-laser resistance 
measurements were made on MAKE 1 and MAKE2 in the energy range of interest 1n 
many cases, relatively low resistance measurements (in the kilohm range) were initially 
made on these elements. However, the action of turning on and off the incandescent 
illumination light on the manual prober caused the values to vary wildly. Many times 
the elements would open back up and measure > 100 Megohms after one "on.off.on" 
cycle. In addition, very few of these elements survived the milliamp range current that 
was used to measure the lower resistance values. Two possible explanations can be 
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atven for dleae results. 1be most inluidve explanalion would be to sugest that very 
1bin conductive ftlamenu (incapable of handJin1 even smaJJ cunmts) we~ shoninl the 
two plata, and their ~ WU SO Wlplmictable that they changed with time, U the 
current ftowina through them generated thermal flucnwions in the material. A second 
explanation concerning GaAs substrate involvement could possibly accoum for the light 
semitivity. Both MAKEl and MAKE2 structures utilize the OHMIC layer as the lower 
plate. Since this plate rests directly on the substrate, it is likely that some of the 
underlying substrate which was exposed in the explosion process could have 
participated in the conduction ~. occ~. GaAs, being a direct bandgap scmico~uctor 
material, is very sensitive to the electron-hole pairs that arc generated by the incident 
light The light could be causing changes in the conduction characteristics of this 
material which lies at the base of the programmed make-link structure, and is in direct 
contact with the lower metal plate. Because of these early results, more attention was 
given to the MAKE3 structure which is co~tructed of BOTMET and TOPMET levels. 
Unlike MAKE 1 and MAK.El, the MAKE3 structure produced fairly repeatable 
post-laser resistance me~urcments, and the significantly lower resistance values ( < 10 
ohms) over a limited range of energies. The 6.5µ1 programmed structures had current 
carrying capability in the lOma to 100ma range. The results varied considerably; 
however, the statistical mean value was -70ma. In many instances, the resistance of the 
structure changed (from <10 ohms to kilohm values) as the current w~ increased. 
Make-link structures which had post-resistance measurements of > 10 otuns often 
became open circuits (>100 Megohms) when less than Ima of current was passed 
through them. The major problem with this type of make-link process is repeatability. 
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One in five propammed MAKE3 structures would exhibit a programmed resistance in 
the 10 to UXX> ohm range, and one in ten SlNCtura measured completely open (>100 
Meaohms). Photoifll)hs of programmed MAKE3 structures m shown in Figure 41, 
and a resistance versus energy plot for the MAKE3 structure is liven in Figure 4K. 
It is possible that other laser programming techniques could improve upon this 
make-link process, and attain a higher level of success. Many variations of energy, 
number of pulses, and beam position could be explored. However, there is skepticism 
concerning this type of "controlled damage", make-link process. The issue of 
repeatability is crucial. For many applications, a reliable make-link success rate of 
>99.9% is mandatory. In addition, the implementation of this type of link structure 
would be difficult to justify in a manufacturing environment due to long tenn reliability 
concerns. 
4.6 Implementation of Laser Programmed Logic Circuits 
The developed BOTMET break-link process was used to program a few logic array 
test circuits on the PTl device. Initially, very simple circuits were used to verify the 
function of the coordinate generation program ant the programmable interconnC{:t 
scheme used on PT 1 LPL. A few minor software bugs were corrected and the laser 
programming process was successfully implemented on the test chip. 
Figure 4L shows a simple test circuit that was implemented and tested for 
functionality, and it also contains the laser programming statistics required to implement 
this function. Functionality was verified; however, problems were encoW1tered that can 
be attributed to working with chips that were f abricatcd in the early stage of device 
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ENERGY = 5.0µJ (DOUBLE PULSE) 
LASER PROGRAMMED 
MAKE3 MAKE-LINK STRUCTURES 
FIGURE 4J 
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procas development. Many of these problems affected the opel'ldm of the HFEI' 
devk:el on all of the test chips. Due to this problem, extensive dwlclaizalion tests (i.e. 
voltqe margins and speed) of the proarammed circuits were not made. 
It is imponant to understand some of the basic limitations of this type of 
programmable logic device. The ~ of the laser programmable wiring &rid implies an 
imponant trade-off. The adv antagcs arc the flexibility and quick tum-around that can be 
achieved. 1be disadvantages arc the lack of pre-testability, compnmiscd performance, 
and additional chip area. Compromised performance occurs because of the lack of 
packing density that is inherent in a programmable chip architecture and the extra 
interconrect resistance and capacitance. The PTI GaAs ICs use gold-based interconnect 
which minimizes the impact of the added wiring resistance. The wiring capacitance on 
GaAs ICs has some noteworthy differences as compared to silicon ICs. The semi-
insulative nature of the isolated substrate GaAs regions tends to reduce the substrate 
capacitive component in the overall wiring capacitance. Tilis is offset by the SiON 
dielectric used on GaAs which has a higher dielectric constant than the Si02 used on 
silicon devices (5.9 vs. 3.9). Simulations have shown GaAs IC interconnect structures 
can exhibit significant co-planar wire to wire capacitance. The use of capacitive make-
link structures (i.e. MAKE3) in high speed circuits also needs to be scrutinized. Any of 
these unprograrnmed make-link structures which are connected to high speed signal 
paths should be isolated through the use of a senes break-link. These issues are 
especially important in high frequency applications. 
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5. CONCLUSION 
1be wost presemcd in this paper describes an investiption of luer programming 
techniques on wafers that have been fabricared with the GaAs digital integrated circuit 
technology which is cuncntly being developed at AT&T Bell Laboratories. A GaAs 
test chip, PT 1, LPL, was developed to f aciliwe the charlc1erizatioo of break an make-
link laser programming processes. 11lc chip also served as a vehicle to test a laser 
programmable logic array concept that utilizes the break-link process. 
An extensive study of various break and make-link structures has revealed a number 
of interesting observations concerning the composition of the links and characteristics of 
the programmed link strucrurcs. Gold-based interconnect structures were used to fonn 
three different break-link structures. The study highlights the advantages of thinner 
metal links, link structures tha1 arc isolated from the substrate by a layer of dielectric, 
and links that have little or no dielectric covering. The BOTMET break-link: structure 
represented the best compromise of these features. It was used to investigate more 
detailed analyses concerning a link orientation effect, link tennination effect, and the 
role that key laser parameters such as spot size, positioning accuracy, and focus play in 
the link vaporization process. Tbe OHMIC interconnect level yielded poor results as a 
laser target structure. 1bc TOPMET link structure was acceptable, but required higher 
energy levels which could damage the underlying dielectric and substrate. 
The link orientation effect can be described as a preference in the link vaporization 
process to links that arc placed parallel to one axis of the laser positioning system (i.e. 
"X" or horizontal) as opposed to the onhogonal axis (i.e. "Y" or vertical). Tilis effect 
was traced to an asymmetrical energy distribution in the laser beam. Stre~ and 
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inhamopneides in die laser rod ue sugested u a poaible explanadon for the oripn 
of the beam uymmeuy. An undemandina of the effect led to the sugestion that it 
could be used u an advantage for off-line laser proaramming application., by pre-
soning the link taJ'ICl files so the wafer could be rowed to align the primary axis of the 
link with the preferred orienwion of the uymmetric laser beam. Aluminum taJ)et 
links were studied to cootrast vaporization characteristics of aluminum versus gold 
intercormcct layers. Gold target links on PTl LPL were used to oblerve link termination 
effects. 1ne results show that link tenninations can have an effect on the amount of 
energy required to vaporiu a given link structure. This is believed to be ~used by 
variations in the heat dissipation properties of the terminating structures. The laser 
process window was optimiud by increasing the spot size and introducina a positioning 
offset to compensate for laser beam asymmetry. The improved laser focus and 
positioning accuracy tolerances that were achieved through this optimization proved to 
be a valuable asset in the development of a viable laser programmina process th.al could 
be implemented on the lo&ic array. Small, parallel plate capacitor structures were 
explored as potential make-link elements. Thc make-link process proved to be very 
difficult to accomplish in a repcarable and reliable fashion. 
Software was developed to convcn a physical layout description of a circuit into 
laser link coordinate files which could be used to customize the programmable logic 
array. The integration of the coordinate generation software and laser system 
applications software provided the capability to laser program the logic array circuit on 
a PTI LPL chip. Functional verification of the programmable logic array concept was 
made via successful implemeruation of a number of test circuits. Although the 
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propammable loaic array concept worked, the penaldes alOCiated with an archi~ 
which does not allow pre-testability are substlnlial ( especially on a new, developing 
process technology). 
The future of GaAs laser proaramming technok>&Y looks promising. The yield 
enhancement capability and flexibility associated with luer prosramming arc valuable 
tools that the GaAs digital integrated circuit technology can exploit 1be future trends in 
GaAs HfET IC fabrication arc to push the photolitbography capability to generate 
smaller features, migrate from a gold-t>Mcd to an aluminum-based interconnect system. 
and to explore the po~ibility of different dielectric materials which could reduce 
interconnect capacitance. 
Laser programming technology is also undergoing a major change. A method of 
shooting the laser while the beam positioning system is moving (i.e. raster scanning the 
beam positioner across a chip) has recently been developed in order to increase the 
throughput of the process. Laser system vendors arc incorporating interferometers into 
their systems to improve positioning accuracy. Compact, diode pumped l~rs which do 
not require an elaborate power supply and water cooling, and offer better long tcnn 
reliability arc also being integrated into the new systems. Advanced applications are 
being developed which involve laser programming chips that arc already packaged. 
Within the past few years, laser systems have been described which combine laser 
programming with a new process, called laser direct writingl23.2AJ. This process is used 
to deposit runners or segments of wiring paths on a chip or wafer. 1bc laser beam is 
typically scanned across pre-defined areas of a chip which is enclosed in a (quartz 
covered) scaled cavity that contaim a special, pressurized gas ambient The laser is used 
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u a Cllllya for a pbololytic or pymlydc ~ which occun near the surf ace of the 
device. The raction causes selected metal constituenU to be precipitated out of the gu 
and form a solid cooductivc padl on the chip. A detailed undemanding of the luer 
programming process coupled with these new luer syswn developments should provide 
IC design and fabrication tedmologists with chip customization techniques which offer 
the quality, versa till ty, speed. and accuracy that arc required in today's highly 
com pc ti tivc microelectronics industry. 
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